What is Claimed is:

An interface between a joystick device and a processor, comprising:

a buffer circuit, in a first operation mode of 3 4 said interface, receiving an analog joystick position 5 measurement signal from **k**aid joystick device, outputting a first logic state as a digital signal 6 before said analog joystick/measurement signal exceeds 7 said predetermined threshold, and outputting a second 8 9 logic state as said digital signal after said analog joystick measurement signal exceeds said predetermined 10 threshold; and 11

a pulse generator generating a pulse based on said digital signal in said first operation mode of said interface, a width of said pulse representing a coordinate position of said joystick device.

- 2. The interface of claim 1, wherein said pulse generator enters a disabled state in response to a control signal from said processor, and said pulse generator does not generate said pulse in said disabled state and does not dissipate power in said disabled state.
- 3. The interface of claim 1, wherein said buffer circuit is connected to a charge storage device, and places said charge storage device in a discharged state in a second operation mode of said interface.

- 4. The interface of claim 3, wherein 1
- said buffer circuit permits said charge storage 2
- device to begin charging in said first operation mode 3
- of said interface.
- The interface of claim 3, wherein said pulse 1
- 2 generator enters a disabled state in response to a
- control signal from said processor in said second 3
- operation mode of said interface, and said pulse
- generator does not generate said pulse in said disabled 5
- 6 state.
- The interface of claim 1, wherein said pulse 1
- generator is a latch. 2
- The interface of claim 6, wherein said latch 7. 1
- is cleared at a beginning of said first operation mode 2
- said interface by a control signal from said
- processor, and said latch stores a logic "1" when said
- digital signal is said second logic state.
- The interface of claim 1, further comprising: 1
- a Resistor-Capacitor (RC) network, connected to
- said joystick device, generating said analog joystick
- position measurement signal, said AC network capacitor
- being preselected in accordance with the formula:

$$Cnew = \frac{11nF}{\ln(\frac{5V}{5V - Vtnew})}$$
 for  $Vtnew < 5.0 Volts$ ,

6

- where Cnew represents the capacitance of the RC network 7
- capacitor, and Vtnew /represents said predetermined
- threshold.
- A processor based system, comprising: 1 a processor:
- 2



3 a joystick device;

an interface interfacing said joystick device with said processor, said interface including,

a buffer circuit, in a first operation mode 6 7 said interface, receiving an analog position measurement signal from said joystick device, 8 9 outputting a first logic state as a digital signal before said analog joystick measurement signal exceeds 10 said predetermined threshold, and outputting a second 11 logic state as said digital signal after said analog 12 joystick measurement signal exceeds said predetermined 13 threshold, and 14

a pulse generator generating a pulse based on said digital signal in said first operation mode of said interface, a width of said pulse representing a coordinate position of said joystick device, and outputting said pulse to said processor.

- 1 10. The processor based system of claim 9, wherein 2 said pulse generator enters a disabled state in 3 response to a control signal from said processor, and 4 said pulse generator does not generate said pulse in 5 said disabled state and does not dissipate power in 6 said disabled state.
- 1 11. The processor based system of claim 9,
  2 wherein said buffer circuit is connected to a charge
  3 storage device, places said charge storage device in a
  4 discharged state in a second operation mode of said
  5 interface, and permits said charge storage device to
  6 begin charging in said first operation mode of said
  7 interface.
- 1 12. The processor based system of claim 9, 2 wherein said pulse generator is a latch, said latch is 3 cleared at a beginning of said first operation mode of 4 said interface by a control signal from said processor,

- 4 said interface by a control signal from said processor,
- 5 and said latch stores a logic "1" when said digital
- 6 signal is said second logic state.
- 1 13. The interface of claim 9, further comprising:
- a Resistor-Capacitor (RCA) network, connected to
  - said joystick device, generating said analog joystick
- 4 position measurement signal, said RC hetwork capacitor
- 5 being preselected in accordance with fthe formula:

$$Cnew = \frac{11nF}{\ln(\frac{5V}{5V - Vtnew})}$$
 for  $Vtnew < 5.0 Volts$ ,

. 6

- 7 where Cnew represents the capacitance of the RC network
- 8 capacitor, and Vtnew représents said predetermined
- 9 threshold.
- 1 14. A method of interfacing a joystick device 2 with a processor, comprising:
- 3 (a) receiving an analog joystick measurement 4 signal from said joystick device;
- (b) generating a digital signal, the logic level of said first digital signal being set based on whether said analog joystick measurement signal exceeds a predetermined threshold level,
- 9 (c) outputting said digital signal to a pulse 10 generator;
- (d) generating a pulse based on the logic level
- 12 of said first/digital signal, a width of said pulse
- 13 representing /a coordinate position of said joystick
- 14 device; and
- 15 (e) outputting said pulse to said processor.
  - 1 15. The method according to claim 14, wherein
  - 2 said steps (a) (e) are performed in a first mode of
- 3 operation.

54b.44

1

1

16. The method of claim 15, wherein

said step (a) receives said analog joystick measurement signal via a charge storage device; and further including,

5 (f) placing said charge storage device in a 6 discharged state in a second mode of operation.

17. The method of claim 16, further comprising:

2 (g) permitting said charge storage device to begin 3 charging in said first mode of operation.

1 18. The method of claim 16, further comprising:

(g) prohibiting said steps (d) and (e) in response to a control signal from said processor in said second

4 mode of operation.

1 19. The method of claim 14, further comprising:

2 (f) prohibiting said steps (d) and (e) in response 3 to a control signal from said processor.

\_

3

4

rollakoz vyloj

20. The method of claim 14, wherein said analog joystick measurement signal is generated by a Resistor-Capacitor (RC) network capacitor connected to said joystick device, and said method further comprises:

5 (f) preselecting the RC network capacitor in 6 accordance with the formula:

$$Cnew = \frac{1 \ln F}{\ln(\sqrt{\frac{5V}{5V - Vtnew}})}$$
 for  $Vtnew < 5.0 Volts$ ,

7

8 where Cnew represents the capacitance of the RC network

9 capacitor, and Vtnew represents said predetermined

10 threshold leve/